
Lichee Tang 64Mbit SDRAM Onboard FPGA Downloader Dual Flash RISC-V Development Board
Tax included.
Specificaiton (←click for more info.)
Description:
Lichee Tang uses Anlogic Technologies' EG4S20 as the core unit, 20K logic unit (LUT4/LUT5 hybrid architecture), approximately 130KB SRAM, built-in 32bit bit width 64MBit SDRAM, rich LVDS pin, built-in 12-bit 1MSPS ADC.
1x Lichee Tang board
2x Pins








Description:
Lichee Tang uses Anlogic Technologies' EG4S20 as the core unit, 20K logic unit (LUT4/LUT5 hybrid architecture), approximately 130KB SRAM, built-in 32bit bit width 64MBit SDRAM, rich LVDS pin, built-in 12-bit 1MSPS ADC.
- FPC40P, can be connected to RGB LCD, VGA adapter board, high speed DAC module
- FPC24P, can be connected to DVP camera, high speed ADC module
- Support resistive touch screen controller for I2C interface, used with RGB LCD
- 3-channel DCDC power supply chip, stable and efficient power supply, independent adjustment of Bank0 IO level
- FPGA configuration Flash, 8Mbit
- User Flash, nor/nand optional
- Onboard FPGA JTAG Download Debugger
- RGB LED
Package Included:- Dual row pin spacing 900mil, compatible with breadboard development.
- The half hole leads to an additional 40 IO and the entire board leads to 130+ IO.
Reference info. (Can click for more detail):
1. Lichee Tang Schematic
2. Lichee Tang document
3. Lichee Pi telegram forum
4. githubReference info. (Can click for more detail):
1. Lichee Tang Schematic
2. Lichee Tang document
3. Lichee Pi telegram forum
1x Lichee Tang board
2x Pins
